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CHAPTER 1 INTRODUCTION 
1.1 Background 
The vast maiority of scientific and engineering studies are based on numerical 
modeling of physical phenomena. The computation-Intensive legacy codes (valuable codes 
like MM5 which have been around for decades, usually written in Fortran-77) for these 
numerical models stand to benefit from application of parallel computing. Environmental 
modeling provides a good example. Numerous independent models dealing with segregated 
aspects of the environment, have evolved to a high level of sophistication. A serious 
impediment to creating combined comprehensive multi-process, multi-media ecological 
models is their computational demand: they span numerous physical and temporal scales 
which require large computational loops over space and time variables. This computational 
demand can be met by use of parallel computing. 
The technological infrastructure for parallelization must make use of the existing 
codes. The solid pedigree associated with legacy codes make them very valuable. Typically, 
these codes have evolved over the years and gone through many refinement phases to make 
them robust and comprehensive for the study of a particular phenomenon. For instance, the 
Penn. State/ NCAR MM5, the widely used fifth generation Mesoscaie meteorology model [4], 
represents almost two decades of development efforts. As the example of MM5 shows, 
scientists have invested enormous time and effort into developing such codes and therefore 
the issue of reuse of software is vital with respect to legacy codes. 
The goal is to facilitate guic  ^development of efficient paratlel versions for legacy 
codes. 
1.2 The Problem 
There are, however, major hurdles in application of parallel computing to these legacy 
codes. These codes are very large and very complex. MM5 illustrates this well; it consists of 
more than 200 files, several hundred variables, and about one hundred thousand lines of 
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code. Multiple factors including the physics of the problem, the mathematical model, and the 
particular numerical technique for solving the problem contribute to the complex semanb'cs. 
The magnitude of effort required for manual parallelization is prohibitively large. It is 
very time consuming to manually parallelize (transform from sequential program to parallel 
program) these codes. The manual approach is prone to errors and debugging some of those 
en-ors can be very difficult to trace. For example, the parallelization of the non-hydrostab'c 
version of MM5 [27] took about three and half years for a team of scientists at Argonne 
National Laboratory (ANL). 
Difficulties in manual parallelization point to a need for automation. Over the years, 
scientists have developed several automatic and semi-automatic tools [11][25]. Ooreen 
Cheng has published em extensive survey [8] with 94 entries for parallel programming tools 
out of which 9 are identified as "parallelization tools to assist in converting a sequential 
program to a parallel program.' In spite of considerable efforts, attempts to develop fully 
automatic parallelization tools have not succeeded. Consequentiy, the emphasis of recent 
research has been on developing interactive (i.e. requiring assistance from the user) tools, 
interactive D-editor[20] and Forge [16] are examples of state-of-the-art interactive 
parallelization tools. However, they too have a number of weaknesses and limitations and are 
unable to successfully parallelize legacy codes. 
The situation is that while a large number of pcirallelizati'on tools exist, quick 
development of efficient parallel codes for existing legacy codes is still not feasible. 
1.3 Prior Experience 
Before our attention was directed to this problem, we spent several years working on 
parallel computers. Our initial efforts were directed towards development of efficient parallel 
codes for various linear algebra routines. Rrst, we developed and analyzed several matrix 
multiplication codes on MIMD computers. Performance studies were undertaken for the 
Cannon's, Systolic, Broadcast, and Straussen's algorithms for matrix multiplication. This was 
followed by performance study of LUD and FFT algorithms and development of efficient 
codes for sparse Cholesky algorithm. 
After these initial stiJdies, we undertook the parallelization of a BEM code. This was a 
large code and we spent a considerable amount of time understanding the semantics of the 
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code and also understanding the BEM method. During this time we developed an 
understanding and appreciation for the BEM, FEM, and FD techniques. 
At this time, the manual parallelization of MM5, an explicit FD code, came to our 
attention. From our understanding of FD codes, it occurred to us that the process could 
probably be automated and we developed several tools to extract key information from the 
serial codes. 
1.4 The Solution 
Based on our experiences with parallelization of legacy codes, we have developed a 
new approach to automatic parallelization [29]. In this approach, automatic parallelization is 
focused on key classes. For example, consider the following numerical methods: the finite 
difference method (FDM), the finite element method (FEM), and the boundary element 
method (BEM). The vast majority of scientific and engineering codes are primarily based on 
these three numerical methods and if automatic parallelization can handle these classes, a 
broad spectrum of scientific and engineering applications will benefit. 
Historically, a similar shift in focus has occurred in the domain of artificial intelligence 
when expert systems were introduced. While the problem of developing an intelligent 
program is too difficult in general, the idea of expert systems has proven to be fruitful in 
addressing important problems. The advantage of focusing on a class of problems is that the 
class-specific high-level knowledge can be used to simplify the otherwise intractable problem 
of parallelization. In our approach, the system requires the user to specify the high-level 
knowledge, but it automates tasks which are time-consuming, tedious, and error-prone for the 
user. The automatic analysis and transformations of the sequential code to arrive at Oie 
parallel code are based on the high-level knowledge of the numerical method. 
This approach overcomes the hurdles of parallelization and facilitates quick 
development of efficient parallel codes for legacy codes. Using our approach, we have 
developed parAgent - a parallelizing tool which facilitates quick development of efficient 
parallel codes for legacy Fortran-77 codes based on 3 dimensional time-marching explicit 
finite difference model. 
parAgent and the new approach are described in the following chapters. Chapter 2 
discusses existing research on the parallelization problem. Chapter 3 presents the key 
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concepts in our approach. parAgent is described in detail in Chapter 4. In Chapter 5, the 
capabilities of parAgent are explained by demonstration on test cases. Summary statements 
are presented in Chapter 6. 
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CHAPTER 2 LITERATURE REVIEW 
There exists a large body of work on parallelizata'on techniques and tools. Wolfe [43] 
contains a wealth of references to research on parallel compiler techniques, Valiant [39], 
Culler [9], and Synder [37] discuss programming models for parallel computing, and Cheng's 
survey [8] provides a concise summary of more than a hundred parallelization tools. 
Several aspects of the parallelization problem (on distritHJted-memory machines) are 
known to be NP-complete. The problem of finding optimal data storage patterns for parallel 
machines was shown to be a NP-complete problem by Mace [23]. Li and Chen [22] have 
shown that the related problem of data-alignment (mapping array dimensions to processor 
dimensions) is also NP-complete. 
In the early days of computing on distributed-memory machines, scientists wrote 
message-passing programs and had to deal with the issues of data-partitioning, data-
alignment, communication, and synchronization. This was error-prone and tedious and a host 
of data-parallel languages were developed to alleviate this problem. These languages usually 
have special directives for specifying data layout and parallel loops. Programmers specify 
data-partitioning and expose parallelism using data-parallel language. The compiler then 
analyzes the program and automatically inserts communication constructs in the code. 
Research of this type Include: Caper, CC-H-, Charm, Code2.0, Cool, Dino, Force, Fortran 90, 
Fortran D, Fortran M, Grids, HPF, Hypertool, Jade, Linda, MeldC, Mentat, Modula-2, 
OOFortran, P-Languages, Parallax, PC-H-, PDDP, P-D Linda, Sisal, SR, Sti'andSS, Topsys, 
Vienna Fortran, Visage, and X3H5. References to all these languages can be obtained from 
Cheng's survey[6]. 
The SUPERB project [44] at the University of Vienna was the first automatic 
parallelization system for distributed-memory systems. Several groups have worked since 
then to provide compilation systems for data-parallel languages. Some of ttie prominent 
systems are: Kennedy's Fortran-D [10] at Rice University, Fox's Fortran 90D/HPF 
compiler[13] at Syracuse University, Banerjee's PARADIGM [28] project at UlUC, Padua's 
POLARIS [31] project at UlUC, ADAPTOR [1] from GMD Laboratory for parallel computing, 
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the Vienna Fortran [40] Compilation System, sHPF [33] Compilation System, Halloron's Fx 
project [14] at CMU, and Portland Group's F90/HPF [30] Compiler. 
Several groups are working to develop compilers to translate sequential codes to 
parallel codes. Banerjee's PARADIGM [28] compiler accepts sequential Fortran-77 and 
attempts to produce an optimized message-passing parallel program. Lam's SUIF [36] 
compiler incorporates inter-procedural analysis, pointer analysis, and automatic computation 
and data partitioning. However, many years of research suggest that full automation of the 
parallelization process is an intractat)le prot)lem. Consequently, the emphasis of recent 
research has been on developing interactive tools requiring assistance from the user. 
Kennedy's 0-Editor[20] and Applied Parallel Research's FORGExplorer[12][l6] are examples 
of state-of-the-art interactive parallelization tools. 
However, none of these tools can do automatic parallelization of complex legacy 
codes such as MM5. Our experiences with these codes suggest two fundamental reasons for 
the serious difficulties encountered tiy the existing tools. One reason is that the research on 
automatic parallelization is predominantly focused on parallelization of arbiti'ary sequential 
programs. Several aspects of the parallelization problem are known to be NP-complete [22] 
and the parallelization problem is too difficult at this level of generality. 
Legacy codes are very complex: the physics of the problem, the mathematical model, 
the numerical techniques, ttie optimization techniques used by the programmer - all 
conti'ibute to the complex semantics. The second reason for the difficulties encountered by 
the existing tools is that they depend mainly on information gathered from syntactic analysis 
of programs and lack an effective way of dealing with the complex semantics of legacy codes. 
We have developed a new approach to automatic parallelization [29] which focuses 
on specific classes of codes and uses high-level knowledge about tiiese codes to overcome 
tiiese difficulties. We have come across studies, some related to parallel programming and 
others related to software engineering environments, whk:h explore tiie use of high-level 
knowledge in development of software. An empirical study of types of programming 
knowledge used by expert programmers was reported in Soloway [38]. 
In software engineering, the use of high-level knowledge is being investigated for a 
number of years to improve productivity and quality of software. The CHI project at Kestrel 
Institute [35] and tiie Programmers Apprentice project at M.l.T [32] are well known examples 
J 
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of this type of research. Although these projects are not directly related to our goals, some of 
the basic concepts such as intelligent assistance, and incremental automation were useful in 
developing our framework. The Proteus system (Goldberg[18]), uses a knowledge-based 
program development tool to translate subsets of Proteus language constructs. Starting with 
an initial high-level specification, Proteus programs are developed through program 
transformations which incrementally incorporate architectural details of a parallel machine. 
The Linda Program Builder (Ahmed [2]), supports templates which serve as a blueprint for 
program construction. The programming environments such as Dime [26], and the mesh 
computation environment [23] use a parallel program archetype to develop parallel 
applications with common computation/communication structures by providing methods and 
code libraries specific to that structure. However, the systems and programming 
environments that we have come across do not provide a framework for parallelization of 
existing code. 
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CHAPTERS NEW APPROACH 
3.1 Introduction 
Existing parallelization tools fail to work on legacy codes. We have developed a new 
approach to automatic parallelization [29] which overcomes the difficulties faced by these 
tools. This approach has three main components; the concept of class-based parallelization, 
a technique for expressing and analyzing parallel mappings, and a structured parallelization 
process. These components are described in the following sections. 
We use the SPMD (Single Program Multiple Data) model of parallel computation, 
whose characteristics can be captured by the BSP [39] model or a special case of Synder's 
[37] model. Processors proceed together through a sequence of steps; although within a step 
different processors may take different execution paths. Each step is followed by a sync/ 
exchange point. A request to fetch or store a remote data item can occur anywhere within a 
step but it is not guaranteed to be satisfied until the end of the step, when all processors are 
synchronized. 
3.2 Class-Based Parallelization 
3.2.1 Fundamental Idea 
The new approach has one fundamental dogma: focus on codes that belong to a 
class. For example, focus on codes that are based on one of the following methods: finite-
difference (FO) method, finite-element method (FEM), and boundary-element method (BEM). 
All codes based on a particular numerical method are said to belong to the same class. This 
approach has wide applicability because the vast majority of scientific and engineering codes 
are based on one of the above methods. Note that this approach is a departure from existing 
tools which attempt to parallelize any arbitrary sequential code. 
The advantage of focusing on a class of codes is that the class-specific high-level 
knowledge can be used to simplify the otherwise intractable problem of parallelization. For 
each class of codes, the analyses and transformations to arrive at the parallel code are 
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tailored to make use of the characteristics of the numerical method corresponding to the 
class. This is explained in section 4 and again in the next chapter. 
During conversion of a typical legacy code to a parallel code, most of the serial code 
can be re-used as is; In other words, only a few portions of the serial code need to be 
changed to convert it into a parallel code. High-level knowledge about the class helps to 
identify and focus on these critical portions of the legacy code and thus provides an effective 
way to deal with its complex semantics. 
3.2.2 Abstract Representation Of A Class 
An abstract representation of a class attempts to capture those computational 
characteristics that play an important role in designing a parallel algorithm. Consider matrix 
multiplication: 0 = A X B. The abstract representation is shown below: 
Atomic computations: comp (i,j,k) 
Computation Set: S = {comp(i,j,k) I 0 <= i,j,k < N} 
Variable access pattern: Read Set = {(i,k), (k,j)} and Write Set = {(i,j)} 
The variable access pattern, specified by the Read Set and the Write Set, shows how 
the read and write variables are accessed by the computation. Note ttiat, unlike a for loop 
construct, the absti'act representation does not prescribe any artificial fixed order for 
performing the computations. 
The abstract representation is useful for focusing on what is the computation as 
opposed to how it is to be done. A sequential program is a homogenized combination of what 
is to be done and how it is to be done [6]. The sequential expression of the how part 
introduces artificial dependencies [34] and often reflects the underlying compiler technology 
and machine structure. The how part is irrelevant and distracting for uncovering tiie 
parallelism. For the purpose of parallelization it is important to focus on the what part. The 
separation of what from how is usually very difficult without using high-level knowledge of the 
computation. The abstract representation embodies the high-level knowledge necessary for 
disentanglement of sequential and parallel by identifying atomic sections of tiie code that can 
be embedded in a parallel program as the code to be executed sequentially at each individual 
processor. As explained earlier, it is possible to reuse large sections of the sequential code in 
tiie parallel code. For example, the sections of code associated with physics calculations 
within an individual grid cell can often be directly embedded into a parallel program. 
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Another use of the abstract representation is to simplify dependency analysis 
(analysis to find out the ordering of computations and also which computations are 
independent and hence can be done in parallel). Identification of sections of the original 
sequential code as atomic segments hides numerous basic blocks inside a single atomic 
code segment (explained later in chapter 4), and thus simplifies the dependency analysis. In 
contrast, the commonly followed approach to dependency analysis based on basic blocks 
defined by the control flow of the program, when applied to large production codes, results in 
a very large number of basic blocks and creates an explosion of information for analyzing 
dependencies. 
As explained in the next section, another use of the absti'act representation is to help 
to develop parallel mappings. 
3.3 Parallel Mapping 
3.3.1 Functional Representation Of A Parallel Mapping 
A paradigm for representing and analyzing parallel mappings was developed in [21]. 
The representation is in terms of functions that maps the computational space of the absti'act 
representation of a class to the space formed by cross product of processor space and the 
time dimensiori for representing parallel time steps. Unlike this representation, a typical 
approach to data parallelism does not explicitly capture the behavior of the parallel mapping 
along the time dimension. For example in High-Performance FORTRAN (HPF), the data 
decomposition is specified and the owner-computes rule is used. Thus the specification deals 
with only distribution of computations among processors. 
In practice, the number of processors is typically much smaller ttian the number of 
computations to be done at each parallel step. To handle this situation, computations are 
grouped together and assigned to a single processor. One way to specify tiie grouping, as 
done in HPF, is to use data decomposition schemes such as block or scatter decomposition. 
An equivalent way to view the grouping of computations is the concept of processor 
virtualization where virtual processors are grouped together to correspond to one physical 
processor. The grouping scheme can then be represented by a function that maps virtual 
processors to physical processors. 
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The representation of the grouping schenne along with the original representation of 
the parallel mapping abstractly defines the execution profile at each processor. By including 
the time dimension in the representation one can capture the dynamics of a parallel mapping. 
Based on the dynamics, the trajectory of an array variable can be determined and hence ifs 
communication pattern can be deduced. By using the grouping information, it is possible to 
develop an analytical method for describing the computational balance across the 
processors. 
Usually, the number of valid parallel mappings (mappings leading to correct parallel 
algorithms) is very large which makes the search for efficient parallel algorithms a difficult 
problem. For instance, it can be shown that the number of valid mappings for matrix 
multiplication on a two dimensional mesh of processors is bigger than (nl)^  where P is the 
number of processors and the matrix size is n X n. 
3.3.2 Search For Efficient Parallel Mapping 
We are developing an automatic method for arriving at functional representations 
corresponding to efficient parallel mappings which is based on linear algebra and diophantine 
analysis. There are two important special characteristics, covering many numerical 
algorithms, which can be very effectively exploited by a mathematical method. The first Is that 
the array variable indexes and the do loop indexes are affine functions of basic parameters 
defining the computational space. The second key characteristic is that the computational 
space can be represented by a convex set and in most cases the convex set has a very 
simple structure such as a regular polyhedron. 
In order to minimize the parallel execution time, load balance and communication are 
the main issues. The high-level parallel mapping is defined with respect to a logical aray of 
arbitrarily large number of processors. The parallelizat'on process proceeds with the logical 
array until it reaches the point where it must decide how to partition the data arrays among a 
finite set of processors. To partition the data an-ays, first the computations are grouped 
together and each group is assigned to one processor. The data partitioning is chosen so that 
It is consistent with the scheme for grouping computations. The grouping scheme, thought of 
as processor virtualization, determines the load-balance. The user can select from common 
grouping schemes such as scatter decomposition and block decomposition to alleviate load 
imbalance. 
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The search for efficient parallel mappings can be effectively constricted by using our 
approach. The functional representation of a parallel mapping, by capturing the dynamics of 
the mapping, can determine the trajectories of array variables accessed in the computation. 
The ability to determine the trajectory can be used to constrict the space of parallel mappings 
in a way that leads to efficient parallel mappings. For example, one may allow only those 
parallel mappings whose functional representations lead to linear trajectories. Such 
trajectories will typically enforce nearest neighbor communication which is a desirable 
property for generating efficient parallel algorithms. Another mechanism for generating 
efficient parallel mappings is by minimizing the span along the time dimension while keeping 
a fixed bound on the number of processors, intuitively, the span is the number of steps In the 
parallel algorithm and the length of the critical path is the lower bound for the span. 
In some cases, finding an efficient parallel mapping can be automated. However, the 
need for an automatic method to generate an efficient parallel mapping depends on the 
problem. There are cases where it may be best to let the user specify the parallel mapping. 
The user may have high-level knowledge of the problem domain to suggest an efficient 
parallel mapping and that knowledge may be difficult to replicate in an automated system. For 
example, in atmospheric models such as MM5 the physics calculations generate maximum 
data exchanges in the vertical direction. Based on this knowledge, the user can specify the 
parallel mapping to be the projection of the 3-0 computation grid along the vertical direction 
onto a 2-D processor array. This choice of the projection direction will lower the inter-
processor communication. 
3.4 Structured Parallelization Process 
A structured process is necessary to manage the complexity of the parallelization 
task. Figure 1 shows the structured parallelization process used by our approach. The 
system requires the user to specify the high-level knowledge but it automates tasks which are 
time-consuming, tedious, and error-prone. The process blends automation and user 
assistance to provide a pragmatic solution for parallelization of specific classes of codes. 
The starting point for the parallelization process is to have the user specify the class 
to which the code belongs. Our approach follows the strategy used by experienced parallel 
programmers. The programmer first understands the algorithmic form and then uses that 
t 
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C detect communication ) 
( generate parallel code 
Figure 1; Structured Parallelization Process 
knowledge to arrive at an efficient parallel code. For instance, the programmer will first find 
out that it is a finite-difference code and then proceed with the parallelization. This crucial 
step presents a type of pattern-recognition problem which is beyond what can be automated 
with existing technology. The user, however, can readily assist a parallelization tool by 
identifying the form of the algorithm. 
The next step is to provide a binding between the code and the class by specifying the 
spatial and temporal indexes used in the code. This binding helps the system to identify and 
focus on the parts of the serial code that are relevant for the purposes of parallelization. This 
binding is explained later in subsection 4.1.2. 
The third step is to determine the parallel mapping. For complex problems such as 
MM5, the user specifies the parallel mapping and the system validates tiie mapping through 
dependency analysis. The alternative used in other approaches is to use the dependency 
analysis to search for a parallel mapping. Thus, in both cases dependency analysis is 
required but the goals are different. In this case, the validation is much simpler than the 
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search. Prime factorization is a good example to understand the difference in the level of 
difficulty. Validating a parallel mapping is like checking if a given factorization of a number is 
correct and searching for a parallel mapping is like finding the prime factors. The latter 
problem is much harder. 
The fourth step is to preprocess the sequential code. This is quite different from what 
is done in a typical compiler framework. A major difference is that the preprocessing includes 
steps to check if the given code conforms to the abstract representation of the class identified 
by the user. The system can automatically determine quirks in the code that can create 
problems for efficient parallelization. These quirks often reflect ad hoc programming practices 
adopted in the serial code to suit specific compiler technology or machine architecture. 
The fifth step is to determine the communication requirements. The communication 
cost has three components: contention, latency, and volume. Contention depends on the data 
access patterns; these are determined by the parallel mapping and the initial data layout. 
Latency and volume components are reduced by collapsing the exchange points. Typically, 
the latency is high because of the high-message start-up cost. Therefore, there is an 
advantage in collapsing the number of exchange points and aggregating smaller messages 
into a single large message. A code may have hundreds of exchange points. In practice, 
these are collapsed into a small number of exchange points. The communication is specified 
at a logical level and the low-level details of communication such as packaging of messages 
Is handled by a run-ti'me library. 
The last step is to generate the parallel code. Modifications to serial code include: 
insertion of data decomposition primitives, transformation from global to local loop indices, 
and insertion of communication primitives. The end result is SPMD code for a distributed 
memory machine using mesh topology for communication. 
Details of Hie sti'uctured parallelization process and its implementation for the class of 
explicit FD codes is presented in the next chapter. 
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CHAPTER 4 PARAGENT 
parAgent (Parallelization Agent) is a parallelization tool, built using the new approach 
described in the previous chapter. This tool converts serial legacy Fortran-77 codes that are 
based on the regular-grid-based explicit time-marching FD model to SPMD parallel code. In 
the next section, we describe the details of the parAgent software modules.A later section 
describes the parallelization process used by parAgent. 
4.1 Description Of parAgent 
parAgent is comprised of seven modules: Parser, Array-space map Builder, 
Conformity Checker, Block Generator, Communication Analyzer, Inter-procedural Handler, 
and Parallel code Generator. Each module (Figure 2) is described in the subsections below. 
A Graphics User Interface (GUI) provides a user-friendly interface to parAgent. The various 
screens of the GUI guides the user through the parallelization process, reports errors and 
inconsistencies, and provides crucial information about the code such as the call-tree and the 
blocks and stencils display. 
4.1.1 Parser 
The cun-ent parser is capable of processing Fortran-77 files to obtain the information 
that is needed by the other modules. Four basic types of information are obtained from the 
code: variable identification information, read-write information, control-flow information, and 
caller-callee information. 
The variable ietontifieation information consists of: 
1. Names of all variables, their scope (i.e. whether local, global, or function-argu­
ment), their type (i.e. whether a scalar or array variable), and the number of 
dimension for each array variable. 
2. For each array variable, subscript information for each use of the array variable in 
the entire code. 
3. Names of procedures and their formal parameters. 
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(I^ Parser  ^
^Array-Space Map Builder  ^
^Conformity Checker  ^
Communication Analyzer  ^
^ter-procedural Handler  ^
{Block Generato  ^
{ Parallel code generator } 
Rgure2: parAgent 
For each line of code, the nad-vmrite information consists of the names of variables 
that are read from, the names of variables that are written to, and subscript Information for 
each use of array variables In the line. The control-flow \r\toma6or\ Identifies the start and 
end of if-then-else statements, do statements, go-to statements, and subroutine calls. For 
each procedure call, the caller-callee information consists of the name of the procedure 
being called, and the actual arguments being passed to the procedure. For each procedure 
(the caller), the names of all the procedures (callees) that are called are stored. 
GRID DIMENSION 
i 
«• 
Carrespaniblo 
represented by loop index k 
DIMENSION OF 
ARRAYS 
4.1.2 Array-space Map Builder 
The array-space map builder 
provides a binding between the code and 
the class by specifying the spatial and 
temporal indexes used in the code. In 
sequential codes based on regular-grid-
based FD model, each dimension of the 
grid is represented by some loop index, 
such as i, ], or k (say), as shown in the V  ^
Figure 3. A reference to the array variable Rgure 3: Array-Space Map 
B[k]0][i] implies that the grid dimension 
represented by loop index k corresponds to dimension 1 of the array B, the grid dimension 
/ 
represented by loop index i 
• « » 
represented by loop index j 
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represented by loop index] corresponds to dimension 2 of the array B, and the grid 
dimension represented by loop index i corresponds to dimension 3 of the array B. It is 
expected that this correspondence between the grid dimension and the array dimension for 
the Array B remains the same throughout the code. 
The Array-space map builder collects information about the correspondence between 
the grid dimension and array dimension. Each array use is scanned for occun'ence of the loop 
index i, J, or k in each of the subscripts. If an index is found in an array dimension, then the 
grid dimension represented by the index is said to correspond to the array dimension. This 
information is stored for future reference (see Table 1). 
Table 1: Array-space Map example 
Array use in code 
grid dimension i 
corresponds 
to array dimension 
grid dimension j 
corresponds 
to array dimension 
grid dimension k 
corresponds 
to array dimension 
A[i+1]D-2][32I 1 2 ??? 
B[i+3][43][k-2] ??? 1 3 
CM[m]ri+2] 3 ??? ??? 
From the table, the grid dimension represented by i appears to con-espond to array 
dimension 1. A later use of the anray A, say A[1][i-(-2][32], could reveal that loop index i (i.e. the 
grid dimension that it represents) also appears to correspond to array dimension 2, or that 
loop index j and loop index i both correspond to array dimension 2. This inconsistency implies 
that at different sections of the code, the loop index i has been used to represent different grid 
dimensions. 
The Array-space map builder catches conflicts of this nature and generates a list of 
such conflicts. User interaction is required to resolve these conflicts. In the above example, 
the user could change the code so that loop index i represents always the same grid 
dimension throughout the code. 
Sometimes the Array-space map builder is unable to find any correspondence 
between a grid dimension and an array dimension (denoted by??? in Table 1) for an array A 
(say). User interaction is required at this point to either verify that no such correspondence 
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exists for the array A, or to specify it manually. The array-space map information is stored in a 
file and this information needs to be found only once for each variable. 
4.1.3 Confornr i^ty-Checker 
All codes for explicit FD models have certain characteristics (called Class 
characteristics). Also, to simplify the analysis of legacy codes. parAgent assumes that these 
codes adhere to some rules (called Standardization rules). The conformity-checker verifies 
that the serial code coheres to the Class Characteristics and the Standardization rules. It 
flags each violation and mostly lets the user change the code so as to make it conform (See 
Figure 4). It is often the case, that it is easy for the user to make a few changes and make the 
code conform - than to have parAgent try to figure out a fix for the problem. A complete list of 
FD Class characteristics and the Standardization rules is provided in the Appendix. 
Code Conforms to Class Characteristics 
And Standardization Rides List of 
Violations Legacy Code 
/ Conformity 
\ Checker , User 
Figure 4: Conformity Checker 
CLASS CHARACTERISTICS. One of the Class Characteristics for codes based on explicit FD 
model is that these codes have near-neighbor communication pattern. Consider the 
statement b = A[2,3]. The scalar b is assumed to be replicated on all nodes. Assume that the 
grid dimension represented by loop index i. corresponds to Array A's dimension 1, and that 
the grid dimension represented by loop index j. corresponds to Array A's dimension 2. Then 
A[2,3] would lie on node (2,3). The contents of A[2.3] would be needed at all the places that b 
resides - i.e. at all the nodes. Thus the statement b=A[2,3] implies a broadcast 
communication. The conformity-checker would flag this statement as it violates the near-
neighbor-communicat'on requirement 
In one scenario, the programmer may have associated the scalar variable b with the 
grid point (2,3) and always used b in that context. In this case, the user could introduce an 
1 
i 
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array B and replace the statement b = A[2,31 by the statement B[2][31 = A[2][3]- Also, all 
Instances of b would need to be replaced by B[2][3]. After this change, the statement would 
no longer imply a broadcast to parAgent and would pass verification. Note that it would be 
hard for parAgent to figure out the fix for this situation. 
STANDARDIZATION RULES. Legacy code tend to be abstruse. There are several reasons for 
this. One reason is that the programmer makes changes to the code to get the best 
performance out of the underlying machine architecture. For example, to get the best use of 
cache memory, the programmer may have used blocked algorithms. Another reason is that 
these codes have evolved over a long period of time. During this time, multiple programmers, 
with different coding styles and varying levels of expertise, make changes to the code, with an 
intent to fix bugs, add functionality, and make improvements. 
To simplify the analysis of legacy codes, parAgent assumes that these codes adhere 
to some rules (called Standardization rules). For example, a central assumption is that the 
communication is statically determinable. Another assumption is that arrays are not aliased to 
lower dimensions. For example, a 2D array cannot be used like a 1D array - although that 
would be valid Fortran code. Some of the Standardization rules could be relaxed in enhanced 
versions of parAgent 
4.1.4 Block Generator 
The block generator performs the following tasks; 
1. converts the code to an internal block representation 
2. computes the read/write characteristics of the block 
3. performs conformity checks at the blocks level 
Many thousands of lines of code can be usually represented by a few blocks. This has 
several advantages. Rrst, further analyses operate at the block level - rather than at the 
statement level - and this reduces the computational complexity. Second, the blocks 
representation (as displayed by GUI) shows the communication points in the code. Note that 
the cost of communication of data between processors depends on the number of such 
points. Third, the user can understand the underlying sti^ ucture of the serial code as 
pertaining to parallelizati'on and can make educated choices to obtain efficient parallel code. 
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For example, the user could decide to relocate some code segment to reduce the amount of 
communication. 
There are two types of blocks in this internal representation: Container blocks and 
Atomic blocks. An Atomic block consists of one or more lines of code. Container blocks 
consist of Atomic blocks and "child" Container blocks. 
An Atomic block or a Container block is not the same as a Basic block normally 
encountered in a typical compiler context. Control flow statements exclusively determine 
creation of Basic blocks, whereas this is not true for Atomic or Container blocks. Atomic 
blocks normally contain several lines of code, including multiple control flow statements (see 
Figure 5). 
CODE 
X = 2 * tHeta 
y = X • beta 
if(x.gt. 1.5) 
Z-0.2 
else 
Z=1.2 
endif 
do lO i - l ,  100 
do 10} = 1.100 
A[iJl = B[i,JJ*y 
10 continue 
do20i=I. 100 
do 20]=::  1,100 
C[i , j l^A[M.j- l] 'z  
20 continue 
BASiC BLOCKS 
x — 2'theta 
y sx*beta 
z = 0.2 
do 10 i= 1,100 
^ do lOi— 1,100 
A[i j]-B[iJ]  *y 
10 continue 
J <fo 201 = I. lOO 
^ do 20 i = 1,100 
I 
C[iJJ=A[i*l ,J' l}*z 
CONTAINER BLOCK 
ATOMIC BLOCK 
X -2' titeta 
y — x* beta 
ifix.gu 1.5) 
Z = 0.2 
else 
z-1.2 
endif 
do 10 i= 1,100 
dolOj^^l. 100 
A[ijJ = B[iJJ*y 
10 continue 
AIOMIC BLOCK 
do20i=l ,  100 
do 20j-1,100 
C[ijJ=A[i+l ,J-irz  
20 continue 
20 continue 
J 
Figures: Atomic Blocks 
The blocks generator goes over the code forming Container and Atomic blocks. 
Whenever possible, blocks are combined together to form larger blocks. When forming 
blocks, the block generator computes the overall read/write characteristics of each block from 
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the read/write characteristics of all the lines that make up the block. The rules for forming and 
combining blocks are described below. 
Combining Blocks to Form larger blocks: 
1. A Container block which has only one Atomic block is converted to a larger 
Atomic block. 
2. Iwo adjacent Atomic blocks, such that there is no write variable in the read/write 
characteristics of the upper Atomic block that corresponds to a read variable in the 
read/write characteristics of the lower Atomic block, are collapsed to form a larger 
Atomic block. 
3. An if-Container block has a then-Container block and an else-Container block 
enclosed in it. These are all collapsed to form a larger Atomic block only if the 
then-Container block and the else-Container block have only one Atomic block 
each and if these Atomic blocks have the same write characteristics. 
4. When two blocks are combined to form a larger block, the read/write characteris­
tics of the blocks are also combined to form the read/write characteristics of the 
larger block. 
Container Blocks: 
1. A Container block is started when a control-flow statement (i.e. subroutine, if, 
ttien, else, and do) is encountered. 
2. The Container block is ended when the control-flow statement ends (i.e. end, 
endif, enddo). 
Atomic Blocks: 
1. An Atomic block is started at the first non-control-flow executable statement that 
follows the start of a Container block. At this point, the Atomic block has a read/ 
write characteristic which is identical to that of the executable statement. 
2. The next executable statement is added to the Atomic block if both the following 
conditions are true: a) it is a non-control-flow statement, and b) there is no write 
variable in the read/write characteristics of the Atomic block that con'esponds to a 
read variable in the read/write characteristic of the statement. Note that Call state­
ments are treated like a non-control-flow statement. The read/write characteristics 
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of the call statement is determined from a previous pass of the cailee by the 
parAgent. 
3. If the next statement does not satisfy the conditions stated above, then the Atomic 
block is ended. 
4. When a statement is added to the Atomic block, the read/write characteristics of 
the statement is added to that of the block to form the blocks new read/write char­
acteristics. 
Note that there are some constraints that must be satisfied by the blocks. The 
conformity-checker, which operates on a line-by-line basis, is unable to perform these checks. 
Thus, the blocks generator also performs conformity checks on the blocks. For example, 00 
container blocks which are indexed by i or j (chosen to be directions of parallelization) can 
have only one atomic block in them. If two Atomic blocks are found in such a DO container 
block, parAgent handles the situation by first alerting the user to the situation - and then by 
splitting the container block into two container blocks if permitted to do so by the user. This 
situation corresponds to a typical loop-split encountered in typical parallelizing compilers. 
4.1.5 Communication-Analyzer 
For each subroutine, the communication analyzer determines the read/write 
information of the entire subroutine, and also information about any communication that may 
occur wittiin the subroutine. 
The read information is expressed in terms of the subroutines formal parameters and 
global variables, corresponds to the array variables that need to be read in prior to the start of 
the subroutine. The write information, also expressed in terms of tiie subroutines formal 
parameters and global variables, corresponds to the array variables that were modified within 
the subroutine. The read/write information is used by the caller, which substitutes the formal 
parameters by the actual arguments used to make the call. The call is then ti'eated just like 
any other non-control-flow executable statement by the block generator. 
Information about communication that may occur within the subroutine is given by 
which array-variables need to be transferred, from which processor, to which processor, and 
at what point in the code. The communication overhead is a function of the number of times 
communication takes place and how much data is sent. Coalescing messages to the same 
23 
processor is a standard way to reduce the communication. It is possible for the user to spot 
further opportunities for reducing communication by performing code relocation. 
The analyzer uses the block representation of the code to gather all this information. 
The block representation is as if the code has been converted to a very high level language. 
The block representation reduces the computational complexity. Each atomic block is like a 
line of code with its read and write information. The container blocks contain the control-flow 
Information. The analyzer uses standard compiler def-use and use-def analysis to determine 
the communication requirements of the code. 
An underlying assumption in using the block representation, is that the program has 
structured code. However, tills assumption is not binding and it is possible to use an iterative 
technique to determine the communication requirements of the code. This is not 
Implemented in the current version of parAgent. 
4.1.6 Inter-procedural Analysis Driver 
The Inter-procedural analysis driver performs two tasks: 
1. forms a call-list from a post-order scan of the call tree formed by tiie parser, and 
2. drives analysis of each subroutine as they occur in the call-list. 
Each subroutine is passed through the parser, array-space map builder, conformity-
checker, block generator, and communication analyzer. The read/write information of the 
entire subroutine is computed. Also, information about any communication that may occur 
within the subroutine is obtained. The subroutines are processed in call-list order. This 
ensures that when a subroutine is being processed, all subroutines that are called from it 
have already been processed. 
As an example, see Figure 6. In the figure, as per the call-list, subroutine D is 
processed first and then subroutine E and so on. When subroutine B is being processedthe 
two subroutines that are called from 6 (i.e. D and E) have already t)een processed, and are 
replaced in B by their read/write characteristics., 
4.1.7 Parallel Code Generator 
After analysis of the code, parAgent provides the option to generate the parallel code. 
This involves making changes to the serial code so that the code would actijally run on a 
parallel computer. 
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CALL-LIST CALL TREE 
Rgure6: Call Tree 
The current version of parAgent makes use of the Runtime System Library (RSL) [26] 
(developed at Argonne National Laboratory). RSL provides an abstract and high-level 
internee to the parallel machine, simplifying the programming task. Buffer allocation, copying, 
routing, and other details of the underlying message-passing mechanism are encapsulated 
within high-level routines for stencil ^ (change. Note that future versions of parAgent could 
use some other communication library (for example: MPI) for generation of parallel code. 
Generation of parallel code consists of; creation of a driver routine, creation of 
communication stencil definitions, and modifications to the serial code. The driver routine 
(See Figure 21) invokes RSL initialization routines, and the parallel code. The driver routine 
also allows the user to configure tiie parallel program according to the computer resources 
available to the user. In particular, the processor aray size can be configured. Using RSL, 
communication is specified abstractly as stencils, which RSL converts to the appropriate low-
level communications between processors. Communication stencils (See Figure 22 and 
Figure 23) are declared using RSL calls provided for that purpose. 
Some of the modifications that are made to the serial code: arrays are partitioned 
among processors and so the local sizes of tiie arrays need to be adjusted, iteration over i 
and j loop indices are replaced by RSL loop consti'ucts, and calls to communication routines 
using RSL stencils are inserted at appropriate places (as determined by prior analysis by 
parAgent). Changes occur mainly to control-flow statements involving eitiier i or j indices. All 
other conti'ol-flow statements and all computational statements remain unchanged. The 
example in Chapter 5 Section 7 illusti^ ates parallel code generation. 
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4.2 The Parallelization Process 
This section describes the steps that a user would take to parallelize a serial code 
using parAgent. There are two main phases. In the first phase, the diagnostic phase, 
parAgent extracts the array-space map information and resolves conformity violations with 
the help of the user. The second phase, the parallelization phase, is mostly automatic and 
proceeds with analysis of each subroutine - forming atomic blocks and finding communication 
information. After this phase, the user can invoke the code generator to generate parallel 
code. 
4.2.1 Diagnostic Phase 
STEP 1: The user first chooses the FD class. He is presented with the enquiry screen 
(Figure 7) and indicates the location of the source files and the binding of the code with the 
class. This step con-esponds with the steps 'specifying the class", "binding the code", and 
"specifying the parallel mapping" from the structured parallelization process described in 
chapter 3. 
TO I ? I 
0. 
diaese 1st IkKfBx;f|n 
dnose 2Mi 9iMrtTle11iid» 
VaniilelfK 
Biter mildtif Sectary 
J 
Figure 7: Enquiry Screen 
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STEP 2: The user is presented the diagnosis screen (Figure 8). After selection of a file, he 
selects the diagnose button to run diagnostic checks on the file. 
STEP 3: parAgent starts to collect information for each array - about the correspondence 
between grid dimension and array dimension. This is explained in the section on the 
description of parAgent. Unresolved correspondences and conflicts are resolved by the user. 
The user is presented with a list of unresolved problems. After the user has made the 
necessary changes, he has to repeat this step until there are no unresolved problems. 
STEP 4: At this point the conformity-checker}/eTifies that the code coheres to the Class 
Characteristics and Standardization rules. Any violation is detection and presented to the 
^ i ^ 
Figure 8; Diagnosis Screen 
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user in form of a list. After the user has made the necessary changes, he has to repeat his 
step until there are no violations. 
STEP 5: The user proceeds with steps 1 through step 4 for all source files. The results of the 
diagnostic steps are saved in the source directory. 
4.2.2 Parallelization Phase 
STEP 1 r After diagnosis is completed, the user is presented with the parallelizaUon screen 
(Rgure 9). There are two modes of parallelization. In the first mode, inter-procedural analysis 
takes place and all subrout'nes get parallelized. In the second mode, only the selected file is 
parallelized. In this mode, all subroutine calls in the function are ignored. The user can 
choose one of the modes from the parallelizat'on screen. 
STEP 2: The user can choose to view the call-tree originafng from the selected file. This is 
shown in a display screen. 
SKlacC • m* 
<?««« SJocks 
Ctfwerats: -Zaiisx 
5 
H 
f t F 
Rgure 9: Parallelization Screen 
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STEP 3: in this step, the inter-procedural analysis driver guides the parallelization, of each 
subroutine in the source file, in call-list order. Each subroutine is processed by the block 
generator and then by the communication analyzer. 
STEP 4: The user can now choose to view the blocks and communication points, and the 
communication stencils found from analysis of the code. 
STEP 5: At this step, the user can choose to generate parallel code for the analyzed files. The 
parallel-code generator \s invoked to produce the parallel code. 
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CHAPTER 5 CAPABILITIES OF PARAGENT 
The capabilities of the current parAgent are discussed in this chapter. We will present 
several examples each intended to demonstrate a specific capability of parAgent. The 
foiiowing sections describe each of the following capabilities: 
1. Automatic generation of Array-space map information 
2. Conformity Checking 
3. Analyzing Communicat'on requirements and Display of stencils 
4. Communication optimization 
5. Inter-procedural analysis 
6. Loop Split - detection and action 
7. Parallel Code Generation 
5.1 Automatic Generation Of Array-space Map Information 
parAgent automatically finds the correspondence (if any) between array dimension 
and grid dimension for each array variable after program loop indices have been bound to 
grid dimensions. This information is then stored in a ".f.var" file. The examples in Figure 10 
and Figure 11 serve to highlight the issues. 
Refer to Figure 10. Consider the anray variable a. It is referred in lines L6, L7, and LI 2. 
From these references, parAgent automatically deduces that the grid dimension 
corresponding to the loop index i maps to array dimension 1 and that the grid dimension 
corresponding to the loop index j maps to anray dimension 2. The array variable c is also 
mapped similarly. 
Variable b needs special handling. It is refen-ed in lines L6 and L7. From the 
information in the lines, parAgent is able to deduce that the grid dimension corresponding to 
the loop index i maps to array dimension 1. However, it is not possible for parAgent to obtain 
any information about mapping of loop index j. For example, it could be that b has no array 
dimension which con-esponds to the j grid dimension. In this situation, parAgent displays the 
message shown in the figure and leaves the decision to the user. The message provides the 
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Progri im FragMnt 
Ll subroutine test (a, b, c) 
L2 dimension a[16,16], b[16,16 
L3 dimension cC16,16I 
L4 
L5 do 10 i = 2, 16 
L6 b[i,l] = 0.5 • ati-1,1] 
L7 bCi,16I = 0.25 • a[i, 15] 
L8 10 continue 
L9 
LIO do 20 i = 1,16 
Lll do 20 j = 1,16 
L12 ati,j] = 0.33 • cCi.j] 
r.13 20 continue 
L14 retxirn 
L15 end 
•^•c.f.var 
created by parAgent 
Variable i i 
a 1 2 
b 1 ? 
c 1 2 
Error 
variable <b> - Verify i and j index 
i: Index position is 1 
j: Index position is 0 
The varieible has been used in Cbe 
c o d e  a s  b [ i , l ] ,  b [ i , 1 6 J  
After verification, edit entry for 
v a r i a b l e  < b >  i n  t h e  f i l e  t e s t . f . v a r  
Figure 10: Array-Space Map 
information to assist the user to make the decision. The user may then edit the map-index file 
"lest-f-var" and map index j to array dimension 2. 
Now refer to Figure 11. The variat}le c is referred in lines L6 and L10. From these 
reference in line L6, parAgent deduces that loop index i maps to array dimension 1 and loop 
index j maps to array dimension 2. On the other hand, the reference in line L10 implies that 
loop index i maps to array dimension 2 and loop index j maps to array dimension 1. Instead of 
a one-to-one correspondence between the grid and array dimensions, parAgent finds a 
many-to-many correspondence. In this situation, parAgent exits with an error message and 
the user has to change the serial code so that the conflict is removed. 
Although the serial code is correct, it does not follow the programming conventions 
expected by parAgent. The programmer has mapped grid dimension to different loop indices 
at different parts of the program. In this particular case, the en'or may be fixed by changing 
line L10 to 
Ll 20 c[i, j] = 0.33. 
31 
r 
Ll sxjbroutine t:est: (a, c) 
I>2 dimension. a[lS,16}, c[ie,16] 
1.3 
1.4 do 10 i = 1, 16 
L5 do 10 i = 1. 16 
r.6 10 a[i,j] = 0.25 * c[i, jl 
m 
1,8 do 20 j = 1.16 
L9 do 20 i = 1.16 
LlO 20 c[3, il = 0.33 
Lll 
1,12 return 
L13 end 
Prograa PragMnt tast.f.var 
created by parAgenc 
Variable > J 
1 2 
1 2 
a 
c 
J 
Rgure 11: Array-Space Map 
5.2 Conformity Checking 
parAgent verifies that the serial code conforms to the Class characteristics and 
Standardization rules (see section 4.1.3). The test code shown in Rgure 12 violates several 
of these rules. For arrays a and c, loop index i is mapped to dimension 1 and loop index j is 
mapped to dimension 2. For the array b, loop index i is mapped to dimension 1 and that loop 
index j is not mapped to any dimension. Assume that an array element X[i,j] is stored on 
processor (i,j), where X is an array variable. 
One of the standardization rules is that if an array dimension which is mapped to one 
of the loop indices i or j, then only expressions of the form i ± c or j ± c, where c is a constant, 
can be used in that dimension. Consider line L8. Both arrays a and c have a 1 in the 
dimension mapped to the j loop index. This violates the rule. However, this is not a major 
problem and parAgent is able to handle this situation automatically Line L8 is replaced 
automatically by the lines L8 and L9 in the post diagnostics code. 
Now consider the fragment L10 to LI 2. parAgent follows the owner-computes rule 
and processor (i,j) performs the computation in line LI 2. The array b is replicated along 
processors along the j dimension and partitioned along processors along the i dimension. 
The computation at processor (i,j) requires a[i,1 ,k]. Thus, for each iteration of the k loop, 
processors (i,1) will have to broadcast a[|,1.k] along the j dimension. This violates the near-
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i Program Fragment post diagnostics 
Ll s\ibrout;ine test: (a, b, c) 
L2 dimension. a[16,16,161 
L3 dimension b[16,16] 
L4 dimension c[16,16,ISI 
L5 
L6 do 30 Jc = 1,16 
L7 do 30 i = 1,16 
L8 30 a[i,l,Ic] = 0.33 • c[i,l,Jcl 
L9 
LIO do 10 k = 1, 16 
Lll do 10 i = 1, 16 
L12 10 bCi,lc] = 0.5 * a[i,l.lcl 
L13 
X,14 do 20 k. = 1, 16 
LIS j = 1 
L16 do 20 i = 1, 16 
L17 20 a(i,3,k] = c[i,i,k] 
1.18 
L19 retiirn 
L20 end 
Ll subroutine test (a, b, c) | 
L2 dimension a[16,16,16] | 
L3 dimension b[16,16,16] | 
L4 dimension c[16,16,16] | 
L5 
L6 do 30 k = 1, 16 
L7 do 30 i = 1, 16 
L8 do 30 j = 1, 1 
L9 30 a(i,3,kl =0-33 * c[i,j,)cl 
LIO 
Lll do 10 k = 1, 16 
L12 do 10 i = 1, 16 
L13 do 10 3 = 1, 1 
L14 10 bti,3,kl = 0.5 • ati,j,kl 
LIS 
L16 do 20 k = 1, 16 
L17 do 20 3 = 1, 1 
L18 do 20 i = 1, 16 
L19 20 ati.j.kl = c[i,j,kl 
L20 
L21 return 
L22 end 
Figure 12: Conformity Checic 
neighbor communication rule for explicit FD codes.The parallelization agent detects the 
problem but it cannot make a correction. parAgent alerts the user by giving a message. 
This type of situations occur in the MM5 code mainly due to variable name aliasing 
used by the programmer (see section 4.1.3). in this particular situation, the user probably 
implicitly associated the vari£ible b with the j loop index 1. To fix this problem, the user will 
have to make this association explicit by first converting b to a 3D array with a dimension 
mapped to the j loop index and then using the value 1 for j index. Thus, L12 should be 
converted to b[i,1 ,k] = 0.5*a[i,1 .k]. After this change, parAgent automatically inserts a j loop 
Gust like handling of lines L6 to L8). Thus, line L12 is replaced by lines L13 and L14 in the 
post-diagnostics code. 
Finally, consider the fragment L14to L17. Line LIS violates the Standardization rule 
that loop Indices i and j cannot be modified in any way other than in do loops. parAgent alerts 
the user to this violation and lets him modify the code. The lines L14 to L17 are replaced by 
lines L16 to L19 in the post-processed code. 
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5.3 Analysis Of Communication Requirements And Display Of Stencils 
This is one of the most important capabilities of parAgent. For each subroutine, 
parAgent converts the code into an internal block representation and then performs analysis 
on the blocks to determine the communication requirements. A sample test code and the 
corresponding internal representation is shown in Rgure 13. As can be seen from the figure, 
a block encapsulates many lines of code. Each block has its own read and write sets. In this 
simple test case, the variables b and c written in Blockl are read in Biock2 and the variable a 
written in Block2 is read in Blocks. 
parAgent also displays the communication requirement findings in form of stencils. 
Figure 14 shows the block and stencil display for the test code. The display shows Blockl 
computation is followed by communication of variables b and c. The variables are exchanged 
according to the pattern shown in the stencils for b and c. This communication is followed by 
Progri am Pragmant 
Ll 
L2 
L3 
L4 
L5 
L6 
L7 
L8 10 
L9 
LIO 
Lll 
L12 
L13 C 
L14 
LIS C 
L16 20 
L17 
LIS 
L19 
L20 
L21 C 
L22 30 
L23 
L24 
siibroucine test (a, b, c) 
dimension a[16,16], b(16,161, c[16,16] 
do 10 i = 1, 16 
do 10 j = 1, 16 
bti.j] = 0.5 
ctio"] = 0.25 
continue 
do 20 i = 3, 14 
do 20 j = 3, 14 
a[i,j] = 2*b[i+l,j] - b[i-l,j-l] 
+ b[i-2,j-t-2] - b[i+2, j+l]•^ c[i-l,jl 
a[i,j] = a[io"] + cti,j+ll + c[i+l,]] 
+ c[i,j-l) +c[i-2,j-l] c[i.j+2] 
continue 
do 30 i = 2, 15 
do 30 j = 2. 14 
bCi.jl = a[i-l,jl • a[i-l,j+21 
- a[i+l,j-l] + a[i,j+l] + a[i,j-ll 
continue 
return 
end 
Zataznal Block K«ptaa«itatlo& 
Blockl (L4-L8) 
ReadSet = NULL 
WriteSet = Cb.c} 
Block2 (L10-L16) I i 
ReadSet = ( j j 
b(i+l,j).b(i-l,j-1), 
b(i-2.j+2),b(i+2,j+1). 
c(i-l,j),c{i,j+1) , 
c(i+l,j),c{i,j-1) , 
c(i-2,j-l). c{i,3+2)} 
WriteSet = {a} 
BlocIc3 {L18-r.l9) 
ReadSet = { 
a(i-l,j). a(i-l,j+2), 
a(i+l,j-1),a{i,j+1)» 
a(i,j-1)} 
WriteSet = {b} 
Figure 13: Internal Block 
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Block2 computation. Next, another communication takes place - this time for variable a. The 
stencil for variable a shows the communication pattern. This is followed by the Blocks 
computation. The stencils represent the communication pattern. The square blob represents 
the current processor which does a read. The round blobs represent the neighboring 
processors and their relative positions on the grid. These processors do a write. 
V. 
Block Diagrui •tmelX for b 
CompuCe Blockl 
L4-I,8 
I 
I conanunicate variables b emd c 
ConpuCe Block2 
L10-L16 
•(•nell Cor c 
I 
T 
V7 
communicace 
variable a •CMieil £er a 
Compute Blocks 
L18-L22 
Rgure 14: Blocks and Stencils Display 
5.4 Communication Optimization 
This is another very important capability of parAgent. Communication overhead is a 
function of the number of times communication takes place. Coalescing messages going to 
tile same processor is a standard way to reduce the communication cost. A large code can 
contain hundreds of data exchange points. 
The test code shown in Figure 15 serves to demonstrate parAgenfs capability to 
optimize communication, (a) in Figure 15 shows the communication requirements of the 
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Prooraa FragaMnt 
Ll subroutine test (a. b, c) j 
L2 dimension a[16,16I, b[16,161. c[16,16I ! 
L3 i 
L4 do 10 i = 1, 16 j 
L5 do 10 3 = 1, 16 1 
L6 10 b[i,a] = 0.5 
1 L7 1 
L8 do 20 i = 1, 16 
L9 do 20 j = 1. 16 
LIO 20 c[io"] = 0.25 
Lll 
L12 do 30 i = 3, 14 
L13 do 30 j =3, 14 
1.14 30 a[i,3] = 2*c[i,j+ll -c[i+l,]l 
LIS c ^ c[i-l,jl +b[i-2. j+21 -b[i+2,3"+lI 
L16 
L17 do 40 i = 3, 14 1 
L18 do 40 3 =3, 14 i 
r.19 40 a[i,3l = a[i,3] -KbCi -1,3] +b[i-1.3"-ll 1 
L20 ; 
L21 do 50 i = 3, 14 
L22 do 50 j = 3, 14 
1,23 50 a[i,jl = c[i,j-l] +c[i-2,3-ll +c[i,3'+2] 
L24 return j 
L25 end 1 t 
stencil for b 
stencxl 
for c 
(a) communicatioD requirements 
Compute Blockl 
t.4-Lll 
conmunicate 
variables b and c 
stencil 
for b 
V 
stencil 
for c 
Compute Block3 
L12-L23 
(b) parAgem blocks and stencils 
Figure 15: Communication 
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code, (b) shows that parAgent obtains only one data exchange point at which the variables b 
and c are communicated according to the stencils displayed. 
As can be seen from the figure, the current processor (depicted by the square blob on 
the stencil) reads both the variables b and c from the processor immediately above the 
cun-ent processor (pup). During code generation, parAgent makes Runtime System Library 
(RSL)[26] communicate calls to perform the data exchange and lets RSL pack the messages 
together. In this particular case, RSL packs the variables b and c into one message and 
sends it from Pup to the current processor. 
5.5 Inter-procedural Analysis 
This capability is essential because most legacy codes involve several procedures. 
The test code shown in Figure 16 highlights the issues involved in inter-procedural analysis. 
Program Fragment 
Ll 
L2 
L3 
L4 
L5 
L6 
in 
L8 
L9 
siibroutine cest: (a, b, c, d) 
dimension a[16,16], b[16,16], c[16,16I 
call sxibKb, c) 
call sub2(a, b, c) 
return 
end 
subroutine subKx, 
dimension x[16,16] 
y) 
y[16.161 
LIO do 10 i = 1, 16 
Lll do 10 j = 1, 16 
1.12 x[i.jl =0.5 
1.13 10 y[i,j] = 0.25 
L14 return 
1,15 end 
L16 
L17 sxibroutine sub2 (x, 
L18 dimension x[16,16] 
1,19 do 10 i = 3, 14 
L20 do 10 j = 3, 14 
L21 xCi.j] = 2*y[i+l,j] - y[i-l,D-ll 
L22 C + y[i-2,j+21 - y[i-t-2, j+l]+ zEi-l.j] 
L23 10 x[i,jl = x[i.j] + 2[i,j+ll + z[i+l,j] 
L24 C + z[i,j-l] +z[i-2,j-l] + z[i,j+2] 
L25 return 
L26 end 
y. z) 
, y[16,16], z[16,16] 
Staacils ganaratad 
by parAgaat 
Figure 16: Inter-procedural Analysis 
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First, parAgent processes subl and then sub2 and obtains their read and write sets. As a 
block, subroutine subl has the write set (x,y} and the read set {}. Similarly, as a block 
subroutine sub2 has the write set {x} and the read set M'+l •])> y(>-l .1-1 )> y(>-2,j-f2), y(i-i-2,j-t-l), 
z(l-1 ,j), z(i,j+1), z(i+1 ,j), z(i,]-1), z(i-2,j-1), z(i,i+2)}. Note that these sets are in terms of the 
subroutines formal arguments. parAgent stores information regarding the read and write sets 
for formal arguments and global variables in a table indexed by the function name. 
Next, parAgent starts analysis of subroutine test. When the call subl statement is 
encountered. parAgent attaches the read write sets (which it obtains from the table) of the 
subroutine to the statement by replacing the formal arguments with the actual parameters 
being passed to the subroutine. It also attaches the read write sets of the global variables. In 
this example. L3 is assigned the read set 0 and the write set {b, c}. Similarly. L4 is assigned 
the read set {b(i+1 ,j), b(i-1 .j-l), b(i-2,j+2), b(i+2,i+1), c(i-1 ,j). c(i,i+1), c(i+1 ,i). c(i,i-1), c(i-2,j-l), 
c(i,j-i-2)} and the write set {a}. During communication analysis of subroutine test, parAgent 
finds the communication between L3 and L4. The stencils for communication of the variables 
b and c are shown in the figure. 
5.6 Loop Split - Detection And Action 
Another capability of parAgent which has a big impact on performance of parallel 
code is its ability to perform loop split when necessary. 
Consider the "before split" test code and the corresponding parallel code as shown in 
Figure 17. Assume that a 4x4 processor grid is being used. As shown, each processor will 
execute the communication statement within the i loop (L4-L13). Now consider the "after split" 
test code shown in Figure 18. Note that this test code is identical to the "before splif test code 
in functionality. However, tiie corresponding parallel code executes the communication 
statement only once. 
in explicit finite difference problems, computations proceed at the different grid points 
followed by a data exchange. Given this model of computation, it is assumed that loop split is 
always feasible and that the code after the loop split is identical to the code before loop split. 
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Proara m Fraamant 
Ll subroutine test (a. 
L2 dimension a[16,16]. 
L3 
L4 do 10 i = 1, 16 
L5 do 20 3 = 1, 16 
L6 20 b[i.jl = 0.5 
L7 
L8 do 30 3 = 3. 16 
L9 30 a[i.j] = b[i,j-ll * 
LIO 
Lll 10 continue 
L12 return 
20 
LI 
L2 
L3 
L4 
L5 
L6 
L7 
L8 
L9 
Lie 
Lll 
L12 30 
LIS 10 
L14 
LIS 
siifaroutine test (a. b) 
dimension a[4,4], b[4,4] 
do 10 i = 1, 4 
do 20 3 = 1, 4 
b[i,3l = 0.5 
COHHDNXCATB B 
do 30 D = 1, 4 
if(3g(3).ge.3) then 
a[i,jl = b[i,]-l] + b[i, j-2] 
endif 
continue 
continue 
retvim 
end 
Figure 17: Before Loop Split 
5.7 Parallel Code Generation 
After program analysis is completed, the user can choose to generated parallel code 
for the analyzed files. The current version of parAgent makes use of the RSL library. 
Generation of parallel code consists of: creation of a driver routine, creation of 
communication stencils, and modification of the serial code. This example serves to illustrate 
the parallel code generation process. 
^9roQram FraoMat aftar split Farallal coda 
Ll subroutine test (a, b) Ll subroutine test (a, b) 
L2 dimension a[16,161, b[16,l6] L2 dimension a[4,4], b[4,4] 
L3 L3 
L4 do 10 i = 1, 16 L4 do 10 i = 1, 4 
L5 do 10 3 = 1/ 16 L5 do 10 3' = 1, 4 
L6 10 b[i,j] = 0.5 L6 10 b[i.3l = 0.5 
L7 L7 COMMDNXCATE B 
L8 do 20 i = 1, 16 L8 do 20 i = 1, 4 
L9 do 20 3" =3, 16 L9 do 20 3 = 1, 4 
LIO 20 a[i,3'] = b[i,j-l] + bti, 3"-21 LIO if(39(3)-36.3) then 
Lll Lll a[i,3'] = b[i,3'-l] + b[i, 3"-2] 
L12 return L12 20 continue 
L13 end L13 
L14 
return 
end 
Figure 18: After Loop Split 
I 5 
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Consider the serial code shown in Figure 19. The blocks and stencils for 
communication, obtained after analysis of the serial code, are shown in Figure 20. There are 
two communication points. At the first communication point variables b and c are exchanged 
between the processors as per the stencils shown. At the second communication point, 
variables a and d are exchanged between the processors as per the stencils shown. 
First, the driver routine (See Rgure 21) is created. In the driver code. Lines L8 to Li 2 
represents RSL initialization calls. Line LI 4 represents definition of communication stencils 
and LI 6 is call to the parallel test code. The processor array size is specified by the user in 
line L6. Several elements of an array will map to one processor (processor virtualizat'on) and 
the mapping function is invoked by the call to rsLfcn.decompose on Line L11. Note that RSL 
allows nesting of domains and irregular blocks. This version of par Agent does not make use 
of these features of RSL. 
Next, the communication specification routine is generated (see Figure 22 and Rgure 
23). Here the stencils for communication are created and compiled as required by RSL. 
Ll subroutine test , 
L2 dimension a[16,16], b[16,16] | 
L3 dimension c[16,16I, d[16,16,16] 
L4 
L5 do 10 i = 1, 16 
L6 do 10 j = 1, 16 i 
L7 b[i,D] = 0.5 I 
L8 c[i,j] = 0.25 j 
L9 10 continue I 
LIO 
Lll do 20 i = 3, 14 
L12 do 20 j = 3, 14 
L13 a(i,jl = 2«b[i+l,j] - b[i-l,j-ll + b[i-2,jl - b[i+2. jl+ c[i-l,j] 
L14 a[i,j] = a[i,3] + c[i,3-t-l] + c[i+l,j] + c[i,3-ll +c[i-2,j] + c[i,j-»-2] 
L15 do 20 Ic = 1,16 
1-16 d[]c,i,jj =12.1 
L17 20 continue 
L18 
L19 do 30 i = 2, 15 
L20 do 30 3 = 2, 14 
L21 bCi,jl = a[i-l,j] - a[i+l,j-l] + a[i,j+ll + a[i,j-l] 
L22 do 30 k = 1, 16 
L23 d(]t,i,j] = d[k, i-l,j-ll - 2.0*d[k,i+1, j] 
Ii24 30 continue | 
L25 return { 
L2 6 end j 
Figure 19: The serial code 
I 
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/ Block oiaaram 
Compute Blockl 
I,5-L9 
;loa-polae-l 
commtmicate 1 variables b amd c 
Confute Bloc]c2 
I.11-I.17 
communicate 
V 
lea-polne-a 
varietbles a and d 
Compute Bloclc3 
L19-L24 
•tsBcll for b 
•CMiell for a 
•tsnell. for e 
•toncll for d 
Figure 20: The Blocks and Stencils Display 
Ll program driver 
L2 
1,3 # include *rsl.inc' 
M i include *rslcom.inc' 
L5 
L6 read * nproc_lt, nproc_ln lUser specified processor array size 
L7 
L8 call rsl_initialize (nproc_lt, nproc_ln) 
L9 
LIO call rsl_jnother_domain(domains(1), RSI,_12PT, IL, JL, nproc_lt, nproc_ln) 
Lll call rsl_fcn_decompose(domains (1), mapping) 
L12 call rsl_new_decomposition(domains) 
L13 
L14 call define_stencil (domains (1)) 
LIS 
L16 call test(domains(1)) 
L17 
L18 return 
L19 end 
Figure 21; Driver routine 
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Ll 
L 2  #  
L3 * 
L4 
L5 
L6 
L7 
L8 
L9 
LIO 
Lll 
L12 
L13 
L14 
L15 
L16 
L17 
r.18 
L19 
L20 
L21 
L22 
L23 
L24 
L25 C 
L26 
L27 
L28 
L29 
r.30 
L31 
L32 
L33 
L34 
L3 5 
L3 6 
L37 
L3 8 
L3 9 
L40 
L41 
L42 
L43 
L44 
L45 
L46 
L47 
X.48 
Ii49 
subroutine de£ine_scenclls (domain) 
include "rs1.inc' 
include *rslcom.inc' 
integer domain 
integer dec2di](2), 112di](2), gl2dij(2) 
integer dee3dkij (3) , 113dkij(3), gl3dlci3{3) 
dec2di3(l) = RSL_NORTHSOUTH 
dec2dij{2) = RSL_EASTWEST 
112di3(l) = MIX 
112di3(2) = MJX 
gl2dij{l) = n. 
gl2dij(2) = JL 
dec3dki3(1) 
dec3d]cij (2) 
dec3dkij{3) 
113dkij(1) 
113dkij(2) 
113dkij(3) 
gl3dkij(l) 
gl3dkiD(2) 
gl3d)cij (3) 
RSL.NOTDECOMPOSED 
RSL_IIORTHSOOTH 
RSL_EAS'1WEST 
KL 
MIX 
MJX 
KL 
rL 
JL 
vertical dimension 
CREATE STENCILS FOR COMMDNICATE-POINT-1 
call rsl_create_message (cpln2) 
call rsl_build_message(cpln2, RSL.REAL, b, 2, dec2dij, gl2dij, 112dlj) 
call rsl_build_message(cpln2, RSL_REAL, c, 2 ,  dec2dij, gl2di3, 112dij) 
call rsl_create_message (cplnl) 
call rsl_build_inessage(cplnl, RSL_REAL, c, 2 ,  dec2dij , gl2dij . 112dij) 
call rsl_create_message (cplnw) 
call rsl_build_message(cplnw, R5L_REAL, b, 2, dec2di j, gl2di j, 112di j) 
call rsl_create_message(cplwl) 
call rsl_create_message (cplel) 
call rsl_create_message(cple2) 
cplwl = cplnl 
cplel = cplnl 
cple2 = cplnl 
call rsl_create_jnessage (eplsl) 
cplsl = cpln2 
call rsl_create_message(cpls2) 
cpls2 = cplnw 
Figure 22: Stencil Init'alization code 
I 
42 
50 
L51 
L52 
L53 
L54 
L55 
L56 
L57 
L58 
L59 
L60 
L61 
L62 
1.63 
1.64 
L65 
L66 
L67 
L68 C 
L69 
L70 
L71 
L72 
L73 
L74 
L75 
L76 
L77 
L78 
L79 
L8Q 
L81 
L82 
L83 
L84 
1,85 
L86 
1.87 
1.88 
L89 
L90 
L91 
L92 
L93 
L94 
L95 
L96 
L97 
1,98 
cplsiessages (1) 
cplmessages(2) 
cplmessages(3) 
cplmessages(4) 
cplmessages(5) 
cplmessages(6) 
cplmessages(7) 
cplmessages(8) 
cplmessages(9] 
cplmessages(10) 
cplmessages(11) 
cplmessages (12) 
cplnw 
RSL_INVAI,ID 
cplwl 
cplii2 
cplnl 
~~N 
RSL INVALID 
cplel 
cple2 
RSL_INVAI.ID 
cplsl 
cpls2 
RSI. INVALID 
call rsl_create_stencil(cplsteii) 
call rsl_describe_stencil(cplsten., RSL_12PT, cplmessages) 
CREATE STENCILS FOR COMMONICATION-POINT-2 
call rsl_creace_inessage (cp2nw) 
call rsl_create_message(cp2sl) 
call rsl_build_message(cp2nw, RSL_REAL, d, 3, dec3d]CLj, gl3dkij, 113d]cij) 
cp2sl = cp2nw 
call rsl_create_inessage (cp2iil) 
call rsl_create_;nessage (cp2wl) 
call rsl_create_inessage (cp2el) 
call rsl_create_message(cp2sw) 
call rsl_build_message(cp2nl. RSL_REAL, a, 2, dec2dij, gl2dij, 112dij) 
cp2wl = cp2nl 
cp2el = cp2nl 
cp2sw = cp2nl 
cp2messages(1) 
cp2messages(2) 
cp2messages(3) 
cp2messages(4) 
cp2messages(5) 
cp2messages(6) 
cp2messages(7) 
cp2messages(8) 
cp2n.w 
cp2wl 
cp2sw 
cp2iil 
cp2sl 
RSL_INVALID 
cp2el 
RSL_INVALID 
call rsl_create_stencil (cp2steii) 
call rsl_describe_sCencil(cp2sten, RSL_8PT, cp2messages) 
call rsl_coii^ile_stexicil (domain, cplsten) 
call rsl_con^ile_stencil{domain, cp2sten) 
retiirn 
end 
Rgure 23: Stencil initialization code (continued) 
Messages are created and built up by the rsLcreate.message and rsl_build_message (See 
lines L26-49). Note that all variables directed towards the same processor are built into the 
same message. All messages at a communication point are described in terms of a 8pt, I2pt, 
or 24pt stencil (See lines L51 - L65). In this example, two stencils cplsten and cp2sten are 
created corresponding to the two communication points. The stencils must be compiled by 
the rsLcompile.stencil (See line L95-L96) before they can be used. RSL takes care of 
packing of messages and unpacking of messages and delivery of messages according to the 
stencil. 
Finally, the serial code is converted to parallel code (See Figure 24). Several 
modifications to the code occur. Rrst, the arrays are partitioned among the processors. The 
local arrays are padded on all sides as required by RSL communication routines. The local 
areas are declared with their new sizes (Lines L3-L6). Second, a call is made to 
rsl_get_runJnfo to obtain loop index information required by RSL. Third, each j loop is 
replaced by RSL_MAJOR_LOOP(j) and RSL_END_MAJOR_LOOP constructs. Also, each i 
loop is replaced by RSL_MINOR_LOOP(i) and RSL_END_MINOR_LOOP consti^ ucts. In the 
case that the original loops did not run over the full dimension of the i dimension or j 
dimension, RSL_BOUND and RSL_END.BOUND statements are entered as necessary. 
Finally, call rsLexch.stencil statements are inti'Oduced at the two communication points. Note 
that the stencils cplsten and cp2sten are used to describe the communication requirement to 
the rsLexch_stencil routine. The parallel code, the driver routine, and the communication 
routine must be compiled and linked with the RSL library and is then ready to run. 
44 
Ll # include "LoopMacros.inc' 
Ll subroutine test (domain) 
L2 integer domain 
L3 dimension a[16/nproc_lt +2*PADAREA., 16/nproc_ln t-2*PADAREAl 
L4 dimension b[16/nproc_lt ••2*PADAREA,16/nproc_ln +2*PADAREAI 
L5 dimension c [ 16/nproc_lt +2*PADAREA,16/nproc_ln ••-2*PADAREA] 
L6 dimension d[16, 16/nproc_lt ••-2*PADAREA,16/nproc_ln ••-2'PADAREAl 
L7 integer maxruns 
L8 paxeuneter (maxruns = JL) 
L9 RSI._DECLARE_R01I_VARS (maxnms) 
LIO call rsl ?et run info f domains. meucruns, RSI._RnN_ARGS) 
Lll 
L12 RSI._MAJOR_I.OOP (j) 
r.13 RSI._MINOR_r.OOP (i) 
L14 bti,jl =0.5 
L15 cti,j] = 0.25 
L16 RSI,_BND_MINOR_r,OOP 
L17 RSI._END_MAJOR_LOOP 
r.18 
L19 call rsl_exch_stencil (domain, cplsten) 
L2 0 RSI._MaJOR_I.OOP (j) 
L21 RSI._BOaND( j, 3, 14) 
L2 2 RSI,_MINOR_I.OOP (i) 
1.23 RSL_BOOND(i, 3, 14) 
L24 a[i.j] = 2*b[i-t-l,j] - b[i-l,j-ll + b[i-2,jl - b[i+2, c[i-l,3l 
L25 a[i,j] = a[i,j] c[i.j+l] + c[i+l,j] + c[i,j-ll +c[i-2,jj *• c[i,j+21 
L26 do 20 )c = 1,16 
L27 d[)c,i,3] =12.1 
L28 20 continue 
L2 9 RSI._END_BODND 
L30 RSI._END_MINOR_LOOP 
L31 RSL_END_BOt3ND 
L32 RSL_END_MAJOR_LOOP 
L33 
L34 call rsl_exch_stencil(domain, cp2sten) 
L3 5 RSL_MAJOR_LOOP(j) 
L36 RSL_BOOND(j. 2, 14) 
L3 7 RSL_MINOR_LOOP(i) 
L38 RSI._BOONr)(i, 2, 14) 
L39 b[i,jl = a[i-l,j] - ati+l,j-ll + a[i,3+ll ati,3-l] 
L40 do 30 k = 1, 16 
L41 d[lc,i,j] = d[k;, i-1.3-1] - 2.0»d[k.i+l, j] 
L42 30 continue 
L43 RSI._END_BOUND 
L44 RSI._END_MINOR_LOOP 
L45 RSI._END_BOaND 
L46 RSL_END_MAJOR_LOOP 
L47 return 
1.48 end 
Figure 24: The parallel code 
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CHAPTER 6 SUMMARY 
Making existing legacy codes ready for parallel processing poses various challenges. 
These codes are very large and complex and manual parallelization has proven to be 
extremely time-consuming and error-prone. Furthermore, existing parallelization tools 
cannot handle the complexity of these legacy codes and are unable to parallelize them. 
Using a totally new approach, we have developed parAgent, a tool to parallelize 
codes based on the explicit FD method. Our approach focuses on special classes of codes 
as opposed to parallelization of arbitrary codes. The advantage is that we are able to use 
high-level knowledge of the special class to manage the complexity of the parallelization 
problem. A blend of automation and user assistance is used to provide a pragmatic solution 
for parallelization of specific classes of codes; it requires the user to specify the high-level 
knowledge, but automates tasks which are time-consuming, tedious, and error-prone. 
As explained in the previous chapter, the working of parAgent has been verified by 
running against a test-suite designed to test the individual features of the tool. A sequential 
code developed to contain the complexities commonly faced during parallelization of legacy 
codes has been parallelized and run on a parallel computer, inspection of the parallel code 
confirms that parAgent produces efficient parallel code. 
More excitingly, parAgent has now been used on MM5, RADM, and RAMS. parAgent 
has been demonstrated to researchers at different Institutes; NASA Ames, California; COAC, 
India; EPA, North Carolina; University of Athens, Greece; Visitor from NCAR; Meteorological 
Institute, Korea; System Engineering Research Institute, Korea; and Astor Corporation, 
Colorado. In these codes, there is an initialization code fragment preceding the FD code 
fragment. This Initialization code fragment does not belong to FD class. Work is in progress 
on parallelization of the initialization code. However, all the other stages of parallelization 
including inter-procedural analysis and generation of communication have been completed 
and verified. Qualitatively, the parallelization have been found to be equivalent to manual 
parallelization in performance. Amazingly, it took only a few weeks to parallelize each of these 
legacy codes. 
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This new approach can be applied to a variety of problem domains and it has the 
potential to enrich the development of parallel computing. Considerable work is needed if 
one intends to cover each class in detail. Each one of these numerical methods allow multiple 
variations and in reality one thinks of many subclasses hidden inside each class. Overall, we 
believe that the research will play an important part to accelerate the evolution of high 
performance technologies and their applications to scientific and engineering problems. The 
key benefits are: substantial reuse of existing software and considerable saving of time and 
effort for developing efficient parallel code. 
Although the new approach and parAgent have been developed with parallelization as 
the main objective, the information provided by the tool can be used for various purposes. For 
example, the communication stencil display provides useful information to the application 
scientist about the underlying numerical method and the exchange of data. Similarly, the 
block representation of the code based on the high level knowledge of a specific class is 
useful to reason about the sequential or parallel code. Also, information such as the call-tree, 
the indexing scheme for variables, and the control-flow structure can be used to examine 
existing legacy codes. 
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APPENDIX A FD RULES 
FD Class Rules 
1. Only near-neighbor data-transfer. 
2. ScalarsO'ncludes non-idx arrays) initize in loop before use. Also, scalars are 
not used later - or are re-initialzed before use elsewhere. 
3. Inside IPs with A[i,n there cannot be commn. 
4. No commn within an i^  loop 
5. In a [i Q C1] 0 C2]] loop, the following dependencies are NOT allowed 
1 if an'ay A write in C1, then C2 not have Ap+k,...] reads 
2 if an'ay A write in C2, then CI not have A[i-k,...] reads 
Standardization Rules 
1. Consistent use of program indices to refer to spatial indices(eg l,j mean NS 
and EW directions always). 
2. IP's with i or j indexes must be cascading (to allow processing) because r/w's 
of then/else parts can interfere 
3. i,j positions in subscript for arrays remain fixed 
4. Arrays access by i+-k1, j+-k2; k1 and k2 known constants. 
5. Array accessed by specific subscripts not allowed 
6. Only writes to [i,j] subscripted arrays 
7. i and j written to only as DO i= 1.16 etc, not using assignment statement. 
8. Arrays are not aliased to lower dimensions, ex: array with 2D is not used like a 
ID array 
9. Loops with i or j indexes have constants for Upper and Lower bounds. 
10. Structured program (i.e. no gotos,implied ifs etc). 
11. variables shall not be aliased in COMMON and EQUIVALENCE statements; 
they shall not overlap with each other. 
J 
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